View 74ALVT16823_75790.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

INTEGRATED CIRCUITS
74ALVT16823 18-bit bus-interface D-type flip-flop with reset and enable (3-State)
Product specification Supersedes data of 1998 Mar 03 IC23 Data Handbook 1998 Jun 12
Philips Semiconductors
Philips Semiconductors
Product specification
2.5V/3.3V 18-bit bus-interface D-type flip-flop with reset and enable (3-State)
74ALVT16823
FEATURES
* Two sets of high speed parallel registers with positive
edge-triggered D-type flip-flops
DESCRIPTION
The 74ALVT16823 18-bit bus interface register is designed to eliminate the extra packages required to buffer existing registers and provide extra data width for wider data/address paths of buses carrying parity. The 74ALVT16823 has two 9-bit wide buffered registers with Clock Enable (nCE) and Master Reset (nMR) which are ideal for parity bus interfacing in high microprogrammed systems. The registers are fully edge-triggered. The state of each D input, one set-up time before the Low-to-High clock transition is transferred to the corresponding flip-flop's Q output. It is designed for VCC operation from 2.5 V to 3.0 V with I/O compatibility to 5 V.
* 5V I/O Compatible * Ideal where high speed, light loading, or increased fan-in are
required with MOS microprocessors
* Live insertion/extraction permitted * Power-up 3-State * Power-up Reset * No bus current loading when output is tied to 5 V bus * Output capability: +64mA/-32mA * Latch-up protection exceeds 500mA per Jedec Std 17 * ESD protection exceeds 2000 V per MIL STD 883 Method 3015
and 200 V per Machine Model
* Bus hold data inputs eliminate the need for external pull-up
resistors to hold unused inputs
QUICK REFERENCE DATA
SYMBOL tPLH tPHL CIN COUT ICCZ PARAMETER Propagation delay nCP to nQx Input capacitance Output capacitance Total supply current CONDITIONS Tamb = 25C; GND = 0V CL = 50pF VI = 0V or VCC VI/O = 0V or 3.0V Outputs disabled TYPICAL UNIT 2.5V 2.5 3 9 40 3.3V 1.9 3 9 70 ns pF pF A
ORDERING INFORMATION
PACKAGES 56-Pin Plastic SSOP Type III 56-Pin Plastic TSSOP Type II TEMPERATURE RANGE -40C to +85C -40C to +85C OUTSIDE NORTH AMERICA 74ALVT16823 DL 74ALVT16823 DGG NORTH AMERICA AV16823 DL AV16823 DGG DWG NUMBER SOT371-1 SOT364-1
PIN DESCRIPTION
PIN NUMBER 2, 27 54, 52, 51, 49, 48, 47, 45, 44, 43 42, 41, 40, 38, 37, 36, 34, 33, 31 3, 5, 6, 8, 9, 10, 12, 13, 14 15, 16, 17, 19, 20, 21, 23, 24, 26 56, 29 55, 30 1, 28 4, 11, 18, 25, 32, 39, 46, 53 7, 22, 35, 50 SYMBOL 1OE, 2OE 1D0-1D8 2D0-2D8 1Q0-1Q8 2Q0-2Q8 1CP, 2CP 1CE, 2CE 1MR, 2MR GND VCC FUNCTION Output enable input (active-Low) Data inputs Data outputs Clock pulse input (active rising edge) Clock enable input (active-Low) Master reset input (active-Low) Ground (0V) Positive supply voltage
1998 Jun 12
2
853-2069 19558
Philips Semiconductors
Product specification
2.5V/3.3V 18-bit bus-interface D-type flip-flop with reset and enable (3-State)
74ALVT16823
PIN CONFIGURATION
1MR 1OE 1Q0 GND 1Q1 1Q2 VCC 1Q3 1Q4 1Q5 GND 1Q6 1Q7 1Q8 2Q0 2Q1 2Q2 GND 2Q3 2Q4 2Q5 VCC 2Q6 2Q7 GND 2Q8 2OE 2MR 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 1CP 1CE 1D0 GND 1D1 1D2 VCC 1D3 1D4 1D5 GND 1D6 1D7
LOGIC SYMBOL (IEEE/IEC)
1OE 1MR 1CE 1CP 2OE 2MR 2CE 2CP 1D0 1D1 1D2 1D3 1D4 1D8 1D5 2D0 1D6 2D1 1D7 2D2 1D8 GND 2D0 2D3 2D1 2D4 2D5 VCC 2D6 2D7 GND 2D8 2CE 2D2 2D3 2D4 2D5 2D6 2D7 2D8 2 1 55 56 27 28 30 29 54 52 51 49 48 47 45 44 43 42 41 40 38 37 36 34 33 31 8D 5, 6 EN1 R2 G3 3C4 EN5 R6 G7 7C8 4D 1, 2 3 5 6 8 9 10 12 13 14 15 16 17 19 20 21 23 24 25 1Q0 1Q1 1Q2 1Q3 1Q4 1Q5 1Q6 1Q7 1Q8 2Q0 2Q1 2Q2 2Q3 2Q4 2Q5 2Q6 2Q7 2Q8
SH00015
2CP
SH00014
LOGIC DIAGRAM
nCE
nD0
nD1
nD2
nD3
nD4
nD5
nD6
nD7
nD8
nCP CP CP CP CP nD CP CP CP CP CP
nD
nD
nD
nD
nD
nD
nD
nD
R
Q
R
Q
R
Q
R
Q
R
Q
R
Q
R
Q
R
Q
R
Q
nMR
nOE nQ0 nQ1 nQ2 nQ3 nQ4 nQ5 nQ6 nQ7 nQ8
n = 1 or 2
SH00016
1998 Jun 12
3
Philips Semiconductors
Product specification
2.5V/3.3V 18-bit bus-interface D-type flip-flop with reset and enable (3-State)
74ALVT16823
FUNCTION TABLE
INPUTS nOE L L L L H= h= L= l= NC= X= Z= = = nMR L H H H nCE X L L H nCP X nDx X h l X OUTPUTS nQ0 - nQ8 L H L NC Hold High impedance Clear Load and read data OPERATING MODE
H X X X X Z High voltage level High voltage level one set-up time prior to the Low-to-High clock transition Low voltage level Low voltage level one set-up time prior to the Low-to-High clock transition No change Don't care High impedance "off" state Low to High clock transition Not a Low-to-High clock transition
VCC
Data Input
To internal circuit
SW00044
ABSOLUTE MAXIMUM RATINGS1, 2
SYMBOL VCC IIK VI IOK VOUT IO OUT PARAMETER DC supply voltage DC input diode current DC input voltage3 DC output diode current DC output voltage3 DC output current VO < 0 Output in Off or High state Output in Low state Output in High state VI < 0 CONDITIONS RATING -0.5 to +4.6 -50 -0.5 to +7.0 -50 -0.5 to +7.0 128 -64 UNIT V mA V mA V mA
Tstg Storage temperature range -65 to +150 C NOTES: 1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. 2. The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150C. 3. The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.
1998 Jun 12
4
Philips Semiconductors
Product specification
2.5V/3.3V 18-bit bus-interface D-type flip-flop with reset and enable (3-State)
74ALVT16823
RECOMMENDED OPERATING CONDITIONS
SYMBOL VCC VI VIH VIL IOH IOL t/v Tamb DC supply voltage Input voltage High-level input voltage Input voltage High-level output current Low-level output current Low-level output current; current duty cycle 50%; f 1kHz Input transition rise or fall rate; Outputs enabled Operating free-air temperature range -40 PARAMETER 2.5V RANGE LIMITS MIN 2.3 0 1.7 0.7 -8 8 24 10 +85 -40 MAX 2.7 5.5 3.3V RANGE LIMITS MIN 3.0 0 2.0 0.8 -32 32 64 10 +85 MAX 3.6 5.5 UNIT V V V V mA mA ns/V C
DC ELECTRICAL CHARACTERISTICS (3.3V "0.3V RANGE)
LIMITS SYMBOL VIK VOH PARAMETER Input clamp voltage High-level out ut voltage output TEST CONDITIONS VCC = 3.0V; IIK = -18mA VCC = 3 0 to 3 6V; IOH = -100A 3.0 3.6V; VCC = 3.0V; IOH = -32mA VCC = 3 0V; IOL = 100A 3.0V; VOL Low-level out ut voltage output VCC = 3.0V; IOL = 16mA VCC = 3.0V; IOL = 32mA VCC = 3.0V; IOL = 64mA VRST Power-up output low voltage6 VCC = 3.6V; IO = 1mA; VI = VCC or GND VCC = 3.6V; VI = VCC or GND II In ut Input leakage current VCC = 0 or 3.6V; VI = 5.5V VCC = 3.6V; VI = VCC VCC = 3.6V; VI = 0V IOFF IHOLD Off current Bus Hold current D inputs Current into an output in the High state when VO > VCC Power up/down 3-State output current3 3-State output High current 3-State output Low current Quiescent supply current Additional supply current per input pin2 VCC = 0V; VI or VO = 0 to 4.5V VCC = 3V; VI = 0.8V VCC = 3V; VI = 2.0V VI = 0V to 3.6V; VCC = 3.6V7 VO = 5.5V; VCC = 3.0V VCC 1.2V; VO = 0.5V to VCC; VI = GND or VCC OE/OE = Don't care VCC = 3.6V; VO = 3.0V; VI = VIL or VIH VCC = 3.6V; VO = 0.5V; VI = VIL or VIH VCC = 3.6V; Outputs High, VI = GND or VCC, IO = 0 VCC = 3.6V; Outputs Low, VI = GND or VCC, IO = 0 VCC = 3.6V; Outputs Disabled; VI = GND or VCC, IO = 05 VCC = 3V to 3.6V; One input at VCC-0.6V, Other inputs at VCC or GND 75 -75 500 10 1 0.5 0.5 0.06 3.9 0.06 0.04 125 100 5 -5 0.1 5.5 0.1 0.4 mA mA A A A A Data pins4 ins Control pins 0.1 0.1 0.5 0.1 0.1 130 -140 A VCC-0 2 -0.2 2.0 Temp = -40C to +85C MIN TYP1 -0.85 VCC 2.3 0 07 0.07 0.25 0.3 0.4 02 0.2 0.4 0.5 0.55 0.55 1 10 1 -5 100 A A V V MAX -1.2 V V UNIT
IEX IPU/PD IOZH IOZL ICCH ICCL ICCZ ICC
NOTES: 1. All typical values are at VCC = 3.3V and Tamb = 25C. 2. This is the increase in supply current for each input at the specified voltage level other than VCC or GND 3. This parameter is valid for any VCC between 0V and 1.2V with a transition time of up to 10msec. From VCC = 1.2V to VCC = 3.3V 0.3V a transition time of 100sec is permitted. This parameter is valid for Tamb = 25C only. 4. Unused pins at VCC or GND. 5. ICCZ is measured with outputs pulled up to VCC or pulled down to ground. 6. For valid test results, data must not be loaded into the flip-flops (or latches) after applying power. 7. This is the bus hold overdrive current required to force the input to the opposite logic state.
1998 Jun 12
5
Philips Semiconductors
Product specification
2.5V/3.3V 18-bit bus-interface D-type flip-flop with reset and enable (3-State)
74ALVT16823
AC CHARACTERISTICS (3.3V "0.3V RANGE)
GND = 0V, tR = tF = 2.5ns, CL = 50pF, RL = 500 , Tamb = -40C to +85C LIMITS SYMBOL PARAMETER WAVEFORM MIN fMAX tPLH tPHL tPHL tPZH tPZL Maximum clock frequency Propagation delay nCP to nQx Propagation delay nMR to nQx Output enable time to High and Low level 1 1 2 4 5 4 5 250 - - - - VCC = +3.3V0.3V TYP1 - 1.9 1.9 2.0 1.8 2.7 2.7 2.0 MAX - 3.1 2.9 3.0 4.2 4.0 4.0 3.0 MHz ns ns ns ns UNIT
tPHZ Output disable time tPLZ from High and Low level NOTE: 1. All typical values are at VCC = 3.3 V and Tamb = 25C
AC SETUP REQUIREMENTS (3.3V "0.3V RANGE)
GND = 0V, tR = tF = 2.5ns, CL = 50pF, RL = 500 , Tamb = -40C to +85C LIMITS SYMBOL PARAMETER WAVEFORM VCC = +3.3V 0.3V MIN ts(H) ts(L) th(H) th(L) tw(H) tw(L) ts(H) ts(L) th(H) th(L) tw(L) trec Setup time, High or Low nDx to nCP Hold time, High or Low nDx to nCP nCP pulse width High or Low Setup time, High or Low nCE to nCP Hold time, High or Low nCE to nCP nMR pulse width, Low Recovery time nMR to nCP 3 3 1 3 3 2 2 1.0 1.2 0.1 0.1 1.5 2.5 1.0 0.5 1.0 1.0 2.0 2.0 TYP 0.5 0.7 -0.7 -0.5 0.7 1.4 0.1 -0.5 0.5 -0.1 1.5 1.1 ns ns ns ns ns ns ns UNIT
1998 Jun 12
6
Philips Semiconductors
Product specification
2.5V/3.3V 18-bit bus-interface D-type flip-flop with reset and enable (3-State)
74ALVT16823
DC ELECTRICAL CHARACTERISTICS (2.5V "0.2V RANGE)
LIMITS SYMBOL VIK VOH PARAMETER Input clamp voltage High-level out ut voltage output TEST CONDITIONS VCC = 2.3V; IIK = -18mA VCC = 2.3 to 3.6V; IOH = -100A VCC = 2 3V; IOH = -8mA 2.3V; VCC = 2.3V; IOL = 100A VOL VRST Low-level output voltage Power-up output low voltage7 VCC = 2.3V; IOL = 24mA VCC = 2.3V; IOL = 8mA VCC = 2.7V; IO = 1mA; VI = VCC or GND VCC = 2.7V; VI = VCC or GND II In ut Input leakage current VCC = 0 or 2.7V; VI = 5.5V VCC = 3.6V; VI = VCC VCC = 3.6V; VI = 0 IOFF IHOLD IEX IPU/PD IOZH IOZL ICCH ICCL ICCZ ICC Additional supply current per input pin2 Quiescent supply current Off current Bus Hold current D inputs6 Current into an output in the High state when VO > VCC Power up/down 3-State output current3 3-State output High current 3-State output Low current VCC = 0V; VI or VO = 0 to 4.5V VCC = 2.3V; VI = 0.7V VCC = 2.3V; VI = 1.7V VO = 5.5V; VCC = 2.3V VCC 1.2V; VO = 0.5V to VCC; VI = GND or VCC; OE/OE = Don't care VCC = 2.7V; VO = 2.3V; VI = VIL or VIH VCC = 2.7V; VO = 0.5V; VI = VIL or VIH VCC = 2.7V; Outputs High, VI = GND or VCC, IO = 0 VCC = 2.7V; Outputs Low, VI = GND or VCC, IO = 0 VCC = 2.7V; Outputs Disabled; VI = GND or VCC, IO = 05 VCC = 2.3V to 2.7V; One input at VCC-0.6V, Other inputs at VCC or GND Data pins4 ins Control pins 0.1 0.1 0.1 0.1 0.1 100 -70 10 1 0.5 0.5 0.04 2.7 0.04 0.04 125 100 5 -5 0.1 4.5 0.1 0.4 mA mA VCC-0.2 18 1.8 Temp = -40C to +85C MIN TYP1 -0.85 VCC 25 2.5 0.07 0.3 0.2 0.5 0.4 0.55 1 10 1 -5 100 A A A A A A A A V V MAX -1.2 V V UNIT
NOTES: 1. All typical values are at VCC = 2.5V and Tamb = 25C. 2. This is the increase in supply current for each input at the specified voltage level other than VCC or GND 3. This parameter is valid for any VCC between 0V and 1.2V with a transition time of up to 10msec. From VCC = 1.2V to VCC = 2.5V 0.2V a transition time of 100sec is permitted. This parameter is valid for Tamb = 25C only. 4. Unused pins at VCC or GND. 5. ICCZ is measured with outputs pulled up to VCC or pulled down to ground. 6. Not guaranteed. 7. For valid test results, data must not be loaded into the flip-flops (or latches) after applying power.
AC CHARACTERISTICS (2.5V "0.2V RANGE)
GND = 0V, tR = tF = 2.5ns, CL = 50pF, RL = 500 , Tamb = -40C to +85C LIMITS SYMBOL PARAMETER WAVEFORM MIN fMAX tPLH tPHL tPHL tPZH tPZL tPHZ tPLZ Maximum clock frequency Propagation delay nCP to nQx Propagation delay nMR to nQx Output enable time to High and Low level Output disable time from High and Low level 1 1 2 4 5 4 5 150 - - - - VCC = +2.5V0.2V TYP1 - 2.6 2.4 2.5 2.3 3.2 3.3 3.0 MAX - 5.2 4.2 4.5 5.6 5.3 5.6 6.7 MHz ns ns ns ns UNIT
NOTE: 1. All typical values are at VCC = 3.3 V and Tamb = 25C 1998 Jun 12 7
Philips Semiconductors
Product specification
2.5V/3.3V 18-bit bus-interface D-type flip-flop with reset and enable (3-State)
74ALVT16823
AC SETUP REQUIREMENTS (2.5V "0.2V RANGE)
GND = 0V, tR = tF = 2.5ns, CL = 50pF, RL = 500, Tamb = -40C to +85C LIMITS SYMBOL PARAMETER WAVEFORM VCC = +2.5V 0.2V MIN ts(H) ts(L) th(H) th(L) tw(H) tw(L) ts(H) ts(L) th(H) th(L) tw(L) trec Setup time, High or Low nDx to nCP Hold time, High or Low nDx to nCP nCP pulse width High or Low Setup time, High or Low nCE to nCP Hold time, High or Low nCE to nCP nMR pulse width, Low Recovery time nMR to nCP 3 3 1 3 3 2 2 1.0 1.8 0.1 0.1 2.0 3.0 1.0 0.5 1.0 1.0 2.0 2.0 TYP 0.5 1.3 -1.4 -0.5 0.8 2.1 0.2 -0.1 0.2 -0.1 0.8 1.3 ns ns ns ns ns ns ns UNIT
AC WAVEFORMS
For all waveforms, VM = 1.5V or VCC/2 whichever is less The shaded areas indicate when the input is permitted to change for predictable output performance.
nDx, nCE ts(H) nCP VM VM VM th(H) ts(L) VM VM VM th(L)
3.0V or VCC whichever is less 0V 3.0V or VCC whichever is less 0V
1/fMAX
nCP
VM tw(H) tPHL tw(L)
VM tPLH
3.0V or VCC whichever is less 0V
VOH nQx VM VM 0V
SH00019
Waveform 3. Data Setup and Hold Times
SH00017
Waveform 1. Propagation Delay, Clock Input to Output, Clock Pulse Width, and Maximum Clock Frequency
nOE VM 3.0V or VCC whichever is less 0V tw(L) nCP tPHL nQx VM 0V SH00018 VM tREC 3.0V or VCC whichever is less 0V VOH nQx tPZH VM tPHZ VOH VOH-0.3V 0V 3.0V or VCC whichever is less 0V
nMR
VM
VM
VM
SH00020
Waveform 4. 3-State Output Enable Time to High Level and Output Disable Time from High Level
Waveform 2. Master Reset Pulse WIdth, Master Reset to Output Delay and Master Reset to Clock Recovery Time
1998 Jun 12
8
Philips Semiconductors
Product specification
2.5V/3.3V 18-bit bus-interface D-type flip-flop with reset and enable (3-State)
74ALVT16823
AC WAVEFORMS (Continued)
For all waveforms, VM = 1.5V or VCC/2 whichever is less The shaded areas indicate when the input is permitted to change for predictable output performance.
3.0V or VCC whichever is less nOE VM VM 0V tPZL tPLZ 3.0V or VCC whichever is less VOL +0.3V VOL
nQx
VM
SH00021
Waveform 5. 3-State Output Enable Time to Low Level and Output Disable Time from Low Level
TEST CIRCUIT AND WAVEFORM
VCC 6V or VCC x 2 OPEN VIN PULSE GENERATOR RT D.U.T. CL RL POSITIVE PULSE 10% tW VOUT RL GND 90% NEGATIVE PULSE VM 10% tTHL (tF) tTLH (tR) 90% 90% VM 10% 0V 10% 0V tTLH (tR) tTHL (tF) AMP (V) tW VM 90% AMP (V)
Test Circuit for 3-State Outputs
VM
SWITCH POSITION
TEST tPHZ/tPZH tPLZ/tPZL tPLH/tPHL SWITCH GND 6V or VCC x 2 open
VM = 1.5V or VCC / 2, whichever is less Input Pulse Definition
DEFINITIONS
RL = Load resistor; see AC CHARACTERISTICS for value. CL = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value. RT = Termination resistance should be equal to ZOUT of pulse generators.
INPUT PULSE REQUIREMENTS FAMILY Amplitude 74ALVT16 3.0V or VCC whichever is less Rep. Rate 10MHz tW 500ns tR 2.5ns tF 2.5ns
SW00162
1998 Jun 12
9
Philips Semiconductors
Product specification
18-bit bus-interface D-type flip-flop with reset and enable (3-State)
74ALVT16823
SSOP56: plastic shrink small outline package; 56 leads; body width 7.5 mm
SOT371-1
1998 Jun 12
10
Philips Semiconductors
Product specification
18-bit bus-interface D-type flip-flop with reset and enable (3-State)
74ALVT16823
TSSOP56: plastic thin shrink small outline package; 56 leads; body width 6.1mm
SOT364-1
1998 Jun 12
11
Philips Semiconductors
Product specification
18-bit bus-interface D-type flip-flop with reset and enable (3-State)
74ALVT16823
Data sheet status
Data sheet status Objective specification Preliminary specification Product specification Product status Development Qualification Definition [1] This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice. This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make chages at any time without notice in order to improve design and supply the best possible product. This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.
Production
[1] Please consult the most recently issued datasheet before initiating or completing a design.
Definitions
Short-form specification -- The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook. Limiting values definition -- Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability. Application information -- Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.
Disclaimers
Life support -- These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application. Right to make changes -- Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088-3409 Telephone 800-234-7381 (c) Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A. print code Document order number: Date of release: 05-96 9397-750-04016
Philips Semiconductors
yyyy mmm dd 12

▲Up To Search▲

Price & Availability of 74ALVT16823

	To Download 74ALVT16823 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .